



I'm not robot



Continue

Malvino leach digital electronics pdf

Digital Principles and Applications, an authentic self-study textbook in the field of Digital Electronics, continues to build upon the concepts in lucid language, down-to-earth approach and ready-to-use information for laboratory exercises. The eighth edition has been revised extensively to enhance coverage on existing topics and examples. New to this textbook in-depth coverage of Boolean algebra, Schmitt Trigger, 555 Timer Clock and Timing Circuits, D/A-A/D Conversion, Register, Counters and Memory, TTL and Pin Diagrams Expanded coverage with the inclusion of topics like Radix Representation, Memory Cell, Switching Function and Algebra in the new edition Rich Pedagogy: Illustrations: 660+ Examples: 175+ Section-end problems: 295+ Chapter-end problems: 572+ The Digital Principles And Applications By Malvino And Leach Pdf is aimed at the student who wishes to learn principles of digital circuits, and then apply them to designs. This Digital Principles And Applications 8th Edition Pdf includes: pins or more than 60 digital IC chips; the use of standard logic symbols along with IEEE standard logic; and a review of IEEE symbols in the appendix. Emphasis is given to two digital integrated circuit families – Transistor Transistor Logic (TTL) and Complementary Metal Oxide Silicon (CMOS) logic. About Digital Principles And Applications 8th Edition Pdf Digital Principles and Applications is appropriate for an introductory course in digital logic for both computer and electronics programs. It also can be used for self-study and as a reference text for those working in the field. Comprehension of the material does not require a background in electronics. A familiarity with Ohm's Law and voltage and current in simple DC-resistive circuits is helpful, but not required. This book, which now includes a two-color interior and performance objectives, emphasizes two of the most popular digital integrated circuit (IC) families—Transistor Transistor Logic (TTL) and Complementary Metal Oxide Silicon (CMOS) logic. Many of these individual ICs are discussed in detail, and "pin-outs" for more than 60 digital IC chips are summarized inside the front and rear covers. In addition, standard logic symbols are used along with the new IEEE standard logic. Each chapter begins with a table of contents, listing the subject(s) in each section, and ends with a summary and glossary. Read: >>> Top Ranking Universities in USA Click Here to Get Amazon Books and Audiobooks Experiments in Digital Principles provides the practical, hands-on experience so important in digital electronics. The experiments help teach students fundamental concepts while introducing them to practical applications. Also included in the Experiments Manual are self-tests, objectives, and a parts list. Instructor's Guides for the text and the Experiments Manual provide answers and teaching suggestions. Download or Buy eBook Here DIGITAL PRINCIPLES A D APPLICATIONS Seventh Edition Donald P Leach Santa Clara University Albert Paul Malvino President, Malvino Inc. Goutam Saha Associate Professor Department of Electronics and Electrical Communication Engineering Indian Institute of Technology (IIT) Kharagpur Tata McGraw-Hill Education Private limited NEW DELHI McGraw-Hill Offices New Delhi New York St Louis San Francisco Auckland Bogota Caracas Kuala Lumpur Lisbon London Madrid Mexico City Milan Montreal San Juan Santiago Singapore Sydney Tokyo Toronto IIT Tata McGraw-Hill Special Indian Edition 2011 Adapted in India by arrangement with the McGraw-Hill Companies, Inc., New York Sales Territories: India, Pakistan, Nepal, Bangladesh, Sri Lanka and Bhutan Digital Principles and Applications, 7e First reprint 2011 D2XCRRXGRQRR Copyright© 2011, 2006, 1995, by The McGraw-Hill Companies, Inc. All Right reserved. No part of this publication may be reproduced or distributed in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise or stored in a database or retrieval system without the prior written permission of Tata McGraw-Hill Companies, Inc. including, but not limited to in any network or other electronic storage or transmission, or broadcast for distance learning. This edition can be exported from India only by the publishers, Tata McGraw Hill Education Private Limited. ISBN (13 digit): 978-0-07-014170-4 ISBN (10 digit): 0-07-014170-3 Vice President and Managing Director-Jr McGraw-Hill Education: Asia-Pacific Region: Ajay Shukla Head-Higher Education Publishing and Marketing: Vibha Mahajan Manager: Sponsoring-SEM & Tech Ed: Shalini Jha Asst Sponsoring Editor: Surabhi Shukla Development Editor: Surbhi Suman Executive-Vice President Services: Sohini Mukherjee Jr McGraw-Hill Production: A1Jali Razdan Dy Marketing Manager: SEM & Tech Ed: Bijju Ganesan General Manager-Production: Rajender P Ghansela Asst General Manager-Production: B L Dogra Information contained in this work has been obtained from Tata McGraw-Hill, from sources believed to be reliable. However, neither Tata McGraw-Hill nor its authors guarantee the accuracy or completeness of any information published herein, and neither Tata McGraw-Hill nor its authors shall be responsible for any errors, omissions, or damages arising out of use of this information. This work is published with the understanding that Tata McGraw-Hill and its authors are supplying information but are not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought. Typeset at Tej Composers, WZ 391, Madipur, New Delhi 110 063 and printed at Pashupati Printers Pvt. Ltd., 1/29/16, Gali No. 1, Friends colony, Industrial Area, G.T. Road, Shahdara, Delhi 110095 Cover Printer: SDR Printers Contents Preface to the Seventh Edition (SIE) Preface xi xv 1. Digital Principles 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 Definitions for Digital Signals 2 Digital Waveforms 4 Digital Logic 8 Moving and Storing Digital Information Digital Operations 17 Digital Computers 22 Digital Integrated Circuits 26 Digital IC Signal Levels 32 13 Summary 35 Glossary 35 Problems 36 40 2. Digital Logic 2.1 2.2 2.3 2.4 2.5 The Basic Gates-NOT, OR, AND 40 Universal Logic Gates-NOR, NAND 48 AND-OR-Invert Gates 57 Positive and Negative Logic 59 Introduction to HDL 61 Summary 68 Glossary 69 Problems 69 Laboratory Experiment 73 74 3. Combinational Logic Circuits 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 Boolean Laws and Theorems 75 Sum-of-Products Method 81 Truth Table to Karnaugh Map 84 Pairs, Quads, and Octets 86 Karnaugh Simplifications 89 Don't-care Conditions 93 Product-of-sums Simplification 98 Simplification by Quine-McCluskey Method 102 Contents 3.1 0 Hazards and Hazard Covers 104 3.11 HDL Implementation Methods 108 Problem Solving with Multiple Methods 110 Summary 111 Glossary 112 Problems 112 Laboratory Experiment 116 4. Data-Processing Circuits 4.1 Multiplexers 118 4.2 Demultiplexers 127 4.3 1-of-16 Decoder 130 4.4 BCD-to-decimal Decoders 133 4.5 Seven-segment Decoders 136 4.6 Encoders 138 4.7 Exclusive-OR Gates 141 4.8 Parity Generators and Checkers 143 4.9 Magnitude Comparator 146 4.10 Read-only Memory 148 4.11 Programmable Array Logic 154 4.12 Programmable Logic Devices 156 4.13 Troubleshooting with a Logic Probe 158 4.14 HDL Implementation of Data Processing Circuits Problem Solving with Multiple Methods 161 Summary 162 Glossary 163 Problems 164 Laboratory Experiment 169 5. Number Systems and Codes 5.1 Binary Number System 171 5.2 Binary-to-decimal Conversion 173 5.3 Decimal-to-binary Conversion 176 5.4 Octal Numbers 175 5.5 Hexadecimal Numbers 183 5.6 The ASCII Code 190 5.7 The Excess-3 Code 192 5.8 The Gray Code 193 5.9 Troubleshooting with a Logic Pulser 194 5.10 Error Detection and Correction 196 Problem Solving with Multiple Methods 198 Summary 199 Glossary 200 Problems 200 Laboratory Experiment 205 6. Arithmetic Circuits 6.1 Binary Addition 207 6.2 Binary Subtraction 211 6.3 Unsigned Binary Numbers 212 6.4 Sign-magnitude Numbers 214 6.5 2's Complement Representation 216 6.6 2's Complement Arithmetic 220 6.7 Arithmetic Building Blocks 226 6.8 The Adder-subtractor 228 6.9 Fast Adder 232 6.10 Arithmetic Logic Unit 235 6.11 Binary Multiplication and Division 237 6.12 Arithmetic Circuits Using HDL 237 Problem Solving with Multiple Methods Summary 240 Glossary 241 Problems 241 Laboratory Experiment 243 7. Clocks and Timing Circuits 7.1 Clock Waveforms 244 7.2 TTL Clock 249 7.3 Schmitt Trigger 250 7.4 555 Timer-Astable 253 7.5 555 Timer-Monostable 256 7.6 Monostables with Input Logic 258 7.7 Pulse-forming Circuits 262 Problem Solving with Multiple Methods Summary 265 Glossary 266 Problems 266 Laboratory Experiment 268 8. Flip-Flops 8.1 RS FLIP-FLOPS 271 8.2 Gated FLIP-FLOPS 276 8.3 Edge-triggered RS FLIP-FLOPS 279 8.4 Edge-triggered D FLIP-FLOPS 281 8.5 Edge-triggered JK FLIP-FLOPS 283 8.6 FLIP-FLOP Timing 285 8.7 Edge Triggering through Input Lock Out 8.8 JK Master-slave FLIP-FLOPS 288 8.9 Switch Control Bounce Circuits 289 8.10 Various Representations of FLIP-FLOPS 8.11 Analysis of Sequential Circuits 293 206 239 244 264 270 286 290 Contents 8.12 Conversion of FLIP-FLOPS: A Synthesis Example 296 8.13 HDL Implementation of FLIP-FLOP 298 Problem Solving with Multiple Methods 301 Summary 303 Glossary 303 Problems 304 Laboratory Experiment 306 9. Registers 9.1 Types of Registers 309 9.2 Serial In-Serial Out 310 9.3 Serial In-Parallel Out 313 9.4 Parallel In-Serial Out 316 9.5 Parallel In-Parallel Out 320 9.6 Universal Shift Register 324 9.7 Applications of Shift Registers 325 9.8 Register Implementation in HDL 333 Problem Solving with Multiple Methods 334 Summary 335 Glossary 336 Problems 336 Laboratory Experiment 339 10. Counters 10.1 Asynchronous Counters 342 10.2 Decoding Gates 346 10.3 Synchronous Counters 349 10.4 Changing the Counter Modulus 357 10.5 Decade Counters 363 10.6 Presettable Counters 368 10.7 Counter Design as a Synthesis Problem 376 10.8 A Digital Clock 381 10.9 Counter Design using HDL 384 Problem Solving with Multiple Methods 386 Summary 387 Glossary 388 Problems 388 Laboratory Experiment 390 11. Design of Synchronous and Asynchronous Sequential Circuits PART A: Design of Synchronous Sequential Circuit 393 11.1 Model Selection 393 11.2 State Transition Diagram 394 11.3 State Synthesis Table 396 11.4 Design Equations and Circuit Diagram 398 11.5 Implementation using Read Only Memory 400 308 341 392 Contents 11.6 Algorithmic State Machine 404 11.7 State Reduction Technique 409 PART B: Asynchronous Sequential Circuit 413 11.8 Analysis of Asynchronous Sequential Circuit 414 11.9 Problems with Asynchronous Sequential Circuits 417 11.10 Design of Asynchronous Sequential Circuit 419 11.11 FSM Implementation in HDL 423 Problem Solving with Multiple Methods 425 Summary 432 Glossary 432 Problems 433 Laboratory Experiment 435 12. D/A Conversion and A/D Conversion 12.1 Variable, Resistor Networks 439 12.2 Binary Ladders 442 12.3 D/A Converters 447 12.4 D/A Accuracy and Resolution 454 12.5 A/D Converter-Simultaneous Conversion 455 12.6 A/D Converter-Counter Method 458 12.7 Continuous ND Conversion 461 12.8 ND Techniques 464 12.9 Dual-slope A/D Conversion 467 12.10 A/D Accuracy and Resolution 471 Summary 472 Glossary 473 Problems 473 13. Memory 13.1 Basic Terms and Ideas 477 13.2 Magnetic Memory 479 13.3 Optical Memory 481 13.4 Memory Addressing 486 13.5 ROMs, PROMs, and EPROMs 491 13.6 RAMs 496 13.7 Sequential Programmable Logic Devices 503 13.8 Content Addressable Memory 506 Summary 507 Glossary 508 Problems 509 14. Digital Integrated Circuits 14.1 Switching Circuits 513 14.2 7400 TTL 518 14.3 TTL Parameters 520 438 476 512 Contents 14.4 14.5 14.6 14.7 14.8 14.9 14.10 14.11 14.12 14.13 TTL Overview 528 Open-collector Gates 530 Three-state TTL Devices 532 External Drive for TTL Loads 534 TTL Driving External Loads 537 7400 CMOS 538 CMOS Characteristics 541 TTL-to-CMOS Interface 544 CMOS-to-TTL Interface 546 Current Tracers 548 Summary 550 Glossary 551 Problems 552 15. Applications 15.1 Multiplexing Displays 559 15.2 Frequency Counters 565 15.3 Time Measurement 570 15.4 Using the ADC0804 571 15.5 Microprocessor-compatible A/D Converters 577 15.6 Digital Voltmeters 585 Summary 591 Problems 591 16. A Simple Computer Design 16.1 Building Blocks 594 16.2 Register Transfer Language 597 16.3 Execution Instructions, Macro and Micro Operations 599 16.4 Design of Control Unit 602 16.5 Programming Computer 605 Summary 612 Glossary 612 Problems 613 Appendix 1: Binary-Hexadecimal-Decimal Equivalents 615 Appendix 2: 2's Complement Representation 621 Appendix 3: TTL Devices 625 Appendix 4: CMOS Devices 628 Appendix 5: Codes 630 Appendix 6: BCD Codes 633 Appendix 7: Overview of IEEE Std. 91-1984, Explanation of Logic Symbols Appendix 8: Pinout Diagrams 643 Appendix 9: Answers to Selected Odd-Numbered Problems 647 Index 558 593 638 672 Preface to the Seventh Edition (SIE) The seventh edition of Digital Principles and Applications continues with the upgradation of the work started in its previous edition. The job was to build upon the strengths of one of the best introductory and authentic texts in the field of Digital Electronics its lucid language, down-to-earth approach, detailed analysis and ready-to-use information for laboratory practices. The sixth edition got improved primarily by (i) strengthening the design or synthesis aspect that included advanced material, such as a simple computer design, and (ii) incorporating many new topics

[illegible]

[illegible]

[illegible]

connected to the stuck node, or possibly replace the IC having the stuck node. Digital Principles and Applications 5.10 ERROR DETECTION AND CORRECTION Error Detection and Correction (EDAC) techniques are used to ensure that data is correct and has not been corrupted, either by hardware failures or by noise occurring during transmission or a data read operation from memory. There are many different error correction codes in existence today. The reason for different codes being used is that with the historical development of data storage, the types of data errors occurring, and the overhead associated with each of the error-detection techniques. We discuss some of the popular techniques here with details of Hamming code. Parity Code We have discussed parity generation and checking in detail in Section 4.8. When a word is written into memory, each parity bit is generated from the data bits of the byte it is associated with. This is done by a tree of exclusive-OR gates. When the word is read back from the memory, the same parity computation is done on the data bits read from the memory, and the result is compared to the parity bits that were read. Any computed parity bit that does not match the stored parity bit indicates that there was at least one error in that byte (or in the parity bit itself). However, parity can only detect an odd number of errors. If even number of errors occur, the computed parity will match the read parity, so the error will go undetected. Since memory errors are rare if the system is operating correctly, the vast majority of errors will be single-bit errors, and will be detected. Unfortunately, while parity allows for the detection of single-bit errors, it does not provide a means of determining which bit is in error, which would be necessary to correct the error. Thus the data needs to be read again if an error is detected. Error Correction Code (ECC) is an extension of the parity concept. Checksum Code This is a kind of error detection code used for checking a large block of data. The checksum bits are generated by summing all the codes of a message and are stored with data. Usually the block of data summed is of length 512 or 1024 and the checksum results are stored in 32 bits that allow overflow. When data is read, the summing operation is again done and checksum bits generated are matched with the stored one. If they are unequal, then an error is detected. Obviously, it can fool the detection system if error occurring at one place is compensated by the other. Cycle Redundancy Code (CRC) CRC code is a more robust error checking algorithm than the previous two. The code is generated in the following manner. Take a binary message and convert it to a polynomial, then divide it by another predefined polynomial called the key. The remainder from this division is the CRC. This is stored with the message. Upon reading the data, memory controller does the same operation, i.e. divides the message by the same key and compares with CRC stored. If they differ, then the data has been wrongly read or stored. Not all keys are equally good. The longer the key, the better is the error checking. On the other hand, the calculations with long keys can get quite complex. Two of the polynomials commonly used are: CRC-16 CRC-32 + x15 + x2 + 1 = X32 + X26 + X23 + X22 + X16 + X12 + XJ 1 + X10 + Xg + X7 + X5 + X4 + X2 + x + 1 = 16 Usually, series of exclusive-OR gates are used to generate CRC code. We shall see in the next chapter that t-e sum term arising out of addition is essentially an exclusive-OR operation. Number Systems and Codes Hamming Code Introduced in 1950 by R W Hamming, this scheme allows one bit in the word to be corrected, but is unable to correct events more than one bit in the word is in error. These multi-bit errors can only be detected, not corrected, and therefore will cause a system to malfunction. Hamming code uses parity bits discussed before but in a different way. For n number of data bits, if number of parity bits required here ism, then 2m-1: m+n+1 In the memory word, (i) all bit positions that are of the form i are used as parity bits (like 1, 2, 4, 8, 16, 32, ...) and (ii) the remaining positions are used as data bits (like 3, 5, 6, 7, 9, 10, 11, 12, 13, 14, 17, 18, ...) Thus code will be in the form of P1 P2 D3 D4 D5 D6 D7 P8 D9 D10 D11 ... where P1, P2, P4, P8 ... are parity bits and D3, D5, D6, D7 ... are data bits. We discuss Hamming code generation with an example. Consider the 7-bit data to be coded is 0110101. This requires 4 parity bits in position 1, 2, 4 and 8 so that Hamming coded data becomes 11-bit long. To calculate the value of P1, we check parity of zeroth binary locations of data bits. This is shown in 3rd row of Fig. 5.5 for this example. Zeroth locations are the places where address ends with a 1. These are D3, D5, D9 and D11 for 7-bit data. Since we have total odd number of 1s in these 4 positions P1 = 1. This is calculated as done in case of parity generation (refer to Section 4.8) by series of exclusive-OR gates through the equation P1= D3 EB D5 EB D9 EB D11 Similarly for P2, we check locations where we have 1 in address of the 1st bit, i.e. D3, D6, D7, D10 and D11. Since there are even number of 1s, P2 = 1. Proceeding in similar manner and examining parity of 2nd and 3rd position, we get P4 = 0 and P8 = 0. 0001 0010 0011 0100 0110 0110 0111 P1 P2 D3 D4 D5 D6 D7 Data word (without parity) P1 P2 P4 P5 1 Data with parity 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1000 1001 1010 1011 PS D9 D10 D11 1 0 1 1 0 0 1 0 1 0 0 1 1 1 Calculation of Parity Bits Next we discuss how error in a Hamming coded data is detected and if it is in single bit, how it is corrected. We continue with the previous example and consider that the data is incorrectly read in position D11 so that all 11-bit coded data is 100011001010. Figure 5.6 describes the detection mechanism. First of all, we check the parity of zeroth position and find it to be even. Since P1 = 1, the parity check fails and this is equivalent to generating a parity bit at the output (last column) following the equation Parity P1 check bit= D3 EB D5 EB D9 EB D11 EB P1 This is similar to parity checker in Section 4.8. Note that, in addition to data bits, we have also included the corresponding parity bit to the input of exclusive-OR gate tree. Proceeding similarly for other positions, we Digital Principles and Applications find that except for P4 all other parity checks fail. Note that, even a single failure detects an error. However, to correct the error, we use the output of last column 1011 (in the order PS P4 P2 P1) and find its decimal equivalent which is 11. So the data of location 11, which is 0 is 11 needs to be corrected. Received data word P1 P2 P4 P5 P1 P2 P3 P4 1 0 0 0 0 0 0 D5 D6 D7 PS D9 D10 D11 1 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 1 0 1 Parity check Parity bit Fail Pass Fail 1 1 0 1 Error detection and correction Note that, this method detects error in more than one position unlike the first method but overhead is more. In simple parity method, we add 1 additional bit for 7-bit data whereas it is 4 in this method. Also note, by further increasing this overhead, error in more than one position can also be corrected. However, more than one-bit error is unlikely for memory read. With overhead for one-bit correction, if there occurs error in more than one-bit positions, then the data needs to be read once again from the memory. 18. 19. 20. 21. Can parity code detect even number of errors? What is the full form of CRC? What is the advantage of Hamming code? What is error detection-correction overhead? PROBLEM SOLVING WITH MULTIPLE CHOICE QUESTIONS Add two gray coded numbers 0100 and 0111 and express the result in gray code. Solution Since gray coded numbers are not suitable for arithmetic operations, we have to convert the numbers to some other form, perform the addition and then convert the result to gray code. We first show how it can be done through lookup tables. It would require storage of large lookup tables, if the numbers are large in value. Next, we show the converter-based approach which only needs the implementation of conversion equations. In Method-1, we take help of first two columns of Table 5.9 and convert these two numbers to binary, then convert the binary numbers to decimal, add the decimal numbers, and then again use the table to get corresponding gray coded number. This is shown in Fig. 5.7a. In Method-2, we take help of two columns of Table 5.9 and convert the two numbers to binary, then convert the binary numbers to decimal, add the decimal numbers, and then again use the table to get corresponding gray coded number. This is shown in Fig. 5.7b. In Method-3, we take help of gray to binary conversion relation shown in Fig. 5.2a to get corresponding gray coded number. This is shown in Fig. 5.7c. Number Systems and Codes Using Table 5.9 Gray 0100 0111 Binary 0111 +0101 1100 1100 Gray 1010 (b) Addition using Method-2 From Fig. 5.2b Gray to Binary Conversion: G2G2G1G0 = 0110: For G2G2G1G0 = 0110: B3 = 63 IJ3=0 B3=0 B2=B3G2 B2=0S I B2=0S I= B1 B1 B1 @G1=0 S=0 I=1 @1=0 B=0 B1 G0 Gray B=0 I=0 I=0111 +0101 B=0 EB 1=1 = 1100. From Fig. 5.2a Binary to Gray C2G2G1G0: For B3 I2 B1 I0 = 1100: (73=83 B3 = 1 B2=1=0 S=0 G1=B2E1B3 B1 = 1=0S=1 G0= B0= 0 = 0 Gray 1101 (c) Addition using Method-3 of To convert from binary to decimal, add the decimal numbers, and then use the table to get corresponding gray coded number. This is shown in Fig. 5.7a. In Method-2, we take help of two columns of Table 5.9 and convert the two numbers to binary, then convert the binary numbers to decimal, add the decimal numbers, and then again use the table to get corresponding gray coded number. This is shown in Fig. 5.7b. In Method-3, we take help of gray to binary conversion relation shown in Fig. 5.2a to get corresponding gray coded number. This is shown in Fig. 5.7c. Number Systems and Codes Using Table 5.9 Gray 0100 0111 Binary 0111 +0101 1100 1100 Gray 1010 (b) Addition using Method-2 From Fig. 5.2b Gray to Binary Conversion: G2G2G1G0 = 0110: For G2G2G1G0 = 0110: B3 = 63 IJ3=0 B3=0 B2=B3G2 B2=0S I B2=0S I= B1 B1 B1 @G1=0 S=0 I=1 @1=0 B=0 B1 G0 Gray B=0 I=0 I=0111 +0101 B=0 EB 1=1 = 1100. From Fig. 5.2a Binary to Gray C2G2G1G0: For B3 I2 B1 I0 = 1100: (73=83 B3 = 1 B2=1=0 S=0 G1=B2E1B3 B1 = 1=0S=1 G0= B0= 0 = 0 Gray 1101 (c) Addition using Method-3 of To convert from binary to decimal, add the decimal numbers, and then use the table to get corresponding gray coded number. This is shown in Fig. 5.7a. In Method-2, we take help of two columns of Table 5.9 and convert the two numbers to binary, then convert the binary numbers to decimal, add the decimal numbers, and then again use the table to get corresponding gray coded number. This is shown in Fig. 5.7b. In Method-3, we take help of gray to binary conversion relation shown in Fig. 5.2a to get corresponding gray coded number. This is shown in Fig. 5.7c. Number Systems and Codes Using Table 5.9 Gray 0100 0111 Binary 0111 +0101 1100 1100 Gray 1010 (b) Addition using Method-2 From Fig. 5.2b Gray to Binary Conversion: G2G2G1G0 = 0110: For G2G2G1G0 = 0110: B3 = 63 IJ3=0 B3=0 B2=B3G2 B2=0S I B2=0S I= B1 B1 B1 @G1=0 S=0 I=1 @1=0 B=0 B1 G0 Gray B=0 I=0 I=0111 +0101 B=0 EB 1=1 = 1100. From Fig. 5.2a Binary to Gray C2G2G1G0: For B3 I2 B1 I0 = 1100: (73=83 B3 = 1 B2=1=0 S=0 G1=B2E1B3 B1 = 1=0S=1 G0= B0= 0 = 0 Gray 1101 (c) Addition using Method-3 of To convert from binary to decimal, add the decimal numbers, and then use the table to get corresponding gray coded number. This is shown in Fig. 5.7a. In Method-2, we take help of two columns of Table 5.9 and convert the two numbers to binary, then convert the binary numbers to decimal, add the decimal numbers, and then again use the table to get corresponding gray coded number. This is shown in Fig. 5.7b. In Method-3, we take help of gray to binary conversion relation shown in Fig. 5.2a to get corresponding gray coded number. This is shown in Fig. 5.7c. Number Systems and Codes Using Table 5.9 Gray 0100 0111 Binary 0111 +0101 1100 1100 Gray 1010 (b) Addition using Method-2 From Fig. 5.2b Gray to Binary Conversion: G2G2G1G0 = 0110: For G2G2G1G0 = 0110: B3 = 63 IJ3=0 B3=0 B2=B3G2 B2=0S I B2=0S I= B1 B1 B1 @G1=0 S=0 I=1 @1=0 B=0 B1 G0 Gray B=0 I=0 I=0111 +0101 B=0 EB 1=1 = 1100. From Fig. 5.2a Binary to Gray C2G2G1G0: For B3 I2 B1 I0 = 1100: (73=83 B3 = 1 B2=1=0 S=0 G1=B2E1B3 B1 = 1=0S=1 G0= B0= 0 = 0 Gray 1101 (c) Addition using Method-3 of To convert from binary to decimal, add the decimal numbers, and then use the table to get corresponding gray coded number. This is shown in Fig. 5.7a. In Method-2, we take help of two columns of Table 5.9 and convert the two numbers to binary, then convert the binary numbers to decimal, add the decimal

[illegible]

